Module Hardcaml_kernel.LogicSource

Sourcemodule type Std_logic = sig ... end
Sourcemodule type Four_state = sig ... end
Sourcemodule Bit_vector : Bits_list.Comb_binable with type t = int list